Quad 2-line to 1-line Data Selectors/multiplexers. This X24C02 device has been acquired by IC Microsystems Sdn Bhd from Xicor, Inc. The X24C02 is. The LSTTL / MSI SN54 / 74LS is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select. S, 1 •, 16, Vcc. 1I0, 2, 15, E. 1I1, 3, 14, 4I0. 1Y, 4, 13, 4I1. 2I0, 5, 12, 4Y. 2I1, 6, 11, 3I0. 2Y, 7, 10, 3I1. GND, 8, 9, 3Y. Pin, Symbol, Description. 1, S, common data.
|Published (Last):||7 July 2009|
|PDF File Size:||1.30 Mb|
|ePub File Size:||10.30 Mb|
|Price:||Free* [*Free Regsitration Required]|
Forms maths Geometry Physics 1. A binary comparator is a logical circuit which lc out the comparison between 2 generally noted binary numbers A and B. We will see how to produce using logical doors a comparator 741157 2 binary digits.
That is to say to compare the two binary digits A and B. Its equation is thus A. All these considerations are translated in the truth table of figure The integrated circuit is a comparator 4 bitsi. Thus, one can compare numbers of 8, 12, 16 bits…. The stitching of 74517 circuit is given on figure 21, while figure 22 represents its logic diagram. By putting in series two comparatorsone can compare two numbers of 8 bits. The first circuit compares the weak weights of A with the weak weight of B.
In this chapter, we will examine logical circuits very much used to switch data: These circuits have several inputs and only one exit.
Quad 2-line to 1-line data selectors / multiplexers – Robotech Shop
Using one or several entries of order, one switches one of the inputs towards the exit. A multiplexer can be compared with a mechanical switch. The number of the inputs of a multiplexer defines the number iv ways of a multiplexer.
If a multiplexer has n input, it is said that it is about a multiplexer with n ways. The number of the entries of order is a function of the number of ways of the multiplexer.
For example for a multiplexer with 4 waysone needs 2 entries of order.
Let us examine simplest of the multiplexers, that with 2 ways. Figure 25 gives the diagram symbolic system and the 7417 equivalent of a multiplexer to 2 ways.
According to the state of the entry of selection Athe exit S recopy either the D0 entry, or the D1 entry. We deduce the equation from it from S following: The combinative network of figure 26 can provide the signal S.
The integrated circuit is a quadruple multiplexer with 2 ways at entry of common selection. The stitching and the logic diagram of this circuit are given on figure When this entry is with state 1it is the data Bi which is transferred in Yi.
A multiplexer can thus switch data made up of several bits. Figure 29 represents the diagram symbolic system and the mechanical equivalent of a multiplexer with 4 ways. In general, the selected entry carries iv index the state corresponding to the combination of the entries of order.
That is translated in the table of figure This table, one can extract the equation from the exit S following: Click here for the following lesson or in the synopsis envisaged to this end. High of iv Preceding page Following page.
Quad 2-line to 1-line data selectors / multiplexers 74157
Return to the synopsis. To contact the author. Static page of welcome.
Dynamic page of welcome. How to make a site? Form of the perso pages. Electronic forum and Infos. Electronic forum and Poem.